Absiraa -An advanced loadlsource pull bench has been used in conjunction with harmonic tuning techniques for accurate and effective power amplifier design. The nptimiaation strategy is presented together with the measured results obtained with a medium power 1-mm MESFET.
INTRODUCTION
The design of power amplifier (PA) requires non linear techniques to account for phenomena due to the hard limits of the active device. Pushed by the high level performances required by modem applications, different design strategies have been proposed. In particular, to improve both output power and conversion efficiency, harmonic tuning strategies have been addressed and successfully applied at microwave frequencies [I] .
From a practical point of view, two different approaches are available based on simulation or experimental results. In the former case a full non linear model for the active device'is required, joined with nonlinear analysis algorithms. The main difficulty of this approach is related to the use of appropriate non linear model, to predict results with a good accuracy. The latter approach is based on experimental measurements, namely loadlsource pull techniques, in which the actual active device is fully characterized in terms of output power, matching impedances, efficiency and any other required performance, by means of an exhaustive and intensive measurement activity [2] . It is clear that the experimental approach represents a direct solution, since the actual device is characterized in real time (no models are required) and design quantities are readily available.
Nevertheless, in both cases (i.e. simulations or experiments) if harmonic tuning approaches needs to be investigated, some consideration must be applied, exploiting the theoretical results proposed in the past by means of simplified analysis 131.
The aim of this contribution is to present the combination of an advanced harmonic load pull test bench with harmonic tuning guidelines, thus forming an accurate and effective tool for power amplifier design.
NON LNEARTESTBENCH
The measurement set-up, already proposed in [2] , that combines S-parameter capability, real-time load-and source-pull (single tone or hanonic) with time domain waveform measurements has been extended to intermodulation measurements. Any linear Vector Network Analyzer (VNA) with at least two samplers can be used as linear receiver, while a Microwave Transition Analyzer (MTA) is used as a non-linear receiver, measuring the phase relationships between harmonics of the signals at the Device Under Test (DUT) ports. The set-up is completed with two independently controlled active loops (more loops could be added). The loops can be set at the input or output of the device, and tuned both for single tone and harmonic measurements. A simplified scheme of the test bench is shown in Fig. I . 
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The linear and non-linear receivers are simply combined by means of two power splitters. In other words, the two receivers work in parallel on the same DUT. The information achievable with this system are therefore: input and output reflection coefficients, at fundamental and harmonics source reflection coefficients rport I-port 2 source switch" allows RF switching technique [4]), at fundamental and harmonics input and output power, at fundamental and harmonics power added eficiency intermodulation products This is a more effective (but also more expensive) technique if compared to other similar systems [ 5 ] , where only an MTA is used as a receiver: the flexibility, accuracy and speed of a realtime load-pull and S-parameter test-set is combined with the additional waveform information provided by the MTA. Indeed, after the calibration phase, the slower MTA measurements are performed only if and when needed. The quantities of interest and performances are measured with higher speed and accuracy with the VNA. Moreover, the simultaneous presence of the two receivers allows simple verification capabilities of both timelfrequency domain measurements.
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The general calibration procedure 121 is an extension of the on-wafer techniques described in [6, 7] and improved for coaxial MTA based system in 151. During calibration, "portl-port2 source switch" is connected, as in figure, in cascade to "power splitter I", but its ways are connected at the input and output of the DUT, excluding the two bias T. Thus, S-parameter calibration of the system is performed (with any two-port technique, e.g. TRL), and the linear relations (or error boxes) between U , , b,, uz, bz (waves at the DUT ports) and the measured waves a,,,,, b,,, umz, bm2 are found. Then, coaxial ''port 3" is used 161 for absolute power calibration, connecting three known coaxial standards and a Power Meter.
Finally, in a similar way, absolute phase calibration at the DUT ports is performed by connecting "port 3" to MTA "test" port. During calibration and measurements, the MTA reference channel is connected to the source signal. I .-
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EXPERIMENTAL DESCRIPTION
The test device is a medium power MESFET (IOxIOOpn) by AMS, which has been also modeled by a full non linear model, employing neural network concepts [8] . The device knee voltage is Vk=0.9V, the dynamic drain-source resistance is rds=150R and its maximum intrinsic drain current is /-=220mA. A drain bias voltage of 5V has been selected, while the gate bias voltage has been chosen at -2V, corresponding to an intrinsic drain dc current IDp40mA. An operating frequency& @IGHz has been chosen while, for the intermodulation measurements, the second source has been selected IOOkHz higher than fw
To perform a multi-harmonic load pull, the test bench depicted in Fig. 1 has been adopted, in which one active loop should be added to control each harmonic termination. Consequently, to avoid test bench cost and complexity increase, the number of active loops has been minimized. Moreover, a measurement procedure is required, as contrasted to a blind optimization, to reduce time consumption and to bounce sub-optimum results.
In this paper, combining the theory proposed in the past [1, 3] by means of simplified device model, with the experimental results available with the test bench shown in Fig. 1 on an actual device, a suitable measurement procedure is presented.
Moreover, to reduce complexity and cost, only one active loop has been adopted. In this way only a single termination, either at the input or at the output port, at fundamental or harmonic frequencies, has been controlled each time.
The proposed measurement procedure can be summarized in the following steps:
A. load pull @o to find the optimum load Zm at the B. source pull @2fo to analyze the effects of the load at the C. load pull @U to correct the output load (ZLm*) and to Usually, if the load pull test bench has harmonic tuning capabilities, the first 2 steps only are performed, neglecting the benefits related to the third one, as shown in the following. output port (matching the input @fo); input port at the second harmonic Zswf0; further increase device performances.
A. Step 1: Load Pull on Z,,,
The first step is a traditional load pull on output termination @a, to obtain the optimum load ZLwo and the input matching impedance Zsm at fundamental frequency. In this step the harmonic termination effects are not explored, i.e. the harmonic -terminations can be fixed at a given value (short circuit if possible or 5 0 0 ) without tuning. In this experiment for simplicity, standard 50R loads have been presented to the active device at all harmonic terminations. To further reduce time effort, a Zwa starting point can be estimated by means of simplified considerations inferred with a l i n e~z e d active device model [9]. ARer that, on the test bench the 2, -values can be tuned changing the parameters of the fundamental output active loop, thus mapping the Smith chart around the starting point, until an optimum is reached In this experiment the optimum output load value fiw00=0.131e"4'~45' has be en determined.
Output power (Pow,) and drain efficiency ( f~) are shown in Fig.  2 
B. Source Pull on Zwo
The second step is a source pull in order to investigate the effects of the input second harmonic termination Zswf0 [3] . In particular, exploiting the input non linear effects by a proper choice of ZSwb it is possible to modify the phase relationships herwen the drsm cumnt hanmni: contpuncnb gmcratzd at lhe r,utput (I.< 1" v5 2'J1 I I ] In this wa) ourput harmonic tuning iimrcg~er can be applird to pnipsrly shape the output drain vultage wav:fi,rmc. both reducing the disjipatcd power on the devicr and incrc3smg the power delivered irom thc dcwc. thus incrc.wn2 e1lisicn;y For this purpose, 3 fixed input drivc levcl has been a-sumed. corresponding tu -1dB compreision cP,.=I l.5dBm in ihc exprrintcnl,. atid all the purrihlc (passive) values for I,,:,, haw bccir investigated, kavinp all the other temtinauon5 at thz valucs ofpnur , i . p 'Ihz meawed ;amtour plot ui drain efficiency ( 7 ) as a functidn ut the %, .,j, 1) choun in tig. 3. FrJm i h i i picture t i I S pusiblc tu noit 11131 eircwn:) reaches the maximum value of 7 49OU (in the i,lkwinp reienul w 3'. cuii 1 1 ;urre,ponding io an impravcment 0 1 13 5 % uith re,pc:t to the starting mlue; mureovcr. a minimum point cm also be obrcn,ed ICU.I~ 2). vhich cxrc.rpund\ tu F 3 h " , ( I e. a 229, ofdecrc3.3re). Output power and efficiency measurements obtained in case I (maximum 7) and 2 (minimum 7) are shown in Fig. 5 , while the corresponding output voltage and current waveforms are reported in Fig. 6 . From this figure it is possible to note that drain voltage harmonic components, and i n particular fundamental ,and 2nd harmonic ones, have different phase relationships in the two cases: they are wrong in phase in cnse 2, thus implying an improper v h wave shaping, decreasing the device performances; otherwise, in case 1. the drain voltage harmonic components are properly combined, resulting in improved device performances.
To completely clarify the effects of the input second harmonic terminations, also intermodulation measurements have been performed, utilizing two sources at fi=lGHz andfi=fi+& with @1OOkHz, obtaining the results shown in Fig. 7, where The IM3 results show that Zs&'i#ects also the device IMD distortion, as already stressed in [lo]. -1 ./.
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to maximum and minimum values for drain eficiency.
C. Load Pull on ZLw0 again
Finally, to show that fullher improvements can be obtained increasing the fuddamental output load (i.e. its resistive part) [I] , a load pull has^ been-again periormed.on.~Z@&lsaving all the other terminations unchanged fro? ,the previous case. The final optimum load Z, , , IS shown in Fig. 8 while the drain efficiency is shown in Fig. 9 . . , . , . , , , , , . The final results exhibit an increase in maximum efficiency from 53.4% (maximum obtained at step 2) to 66.4%, i.e. a further increase of about 24%.
The impedance value resulting from the preliminary procedure (Ztwo) is close to the ideal tuned load value computed from [9] .
Moreover, the final value (Ztwo> is in the proper ratio to Z,,, as forecasted in [I] .
IV CONCLUSIONS
The combination of an advanced harmonic loadlsource pull test bench with harmonic tuning guidelines has been presented. The proposed three-step strategy has demonstrated major benefits with respect to a blind load pull optimization scheme, resulting in increasing performances both in terms of output power and efficiency for a sample medium power MESFET.
